A 212-GHz Differential VCO with 5.3% dc-to-RF Efficiency in 65-nm CMOS Technology

Hao Wang, Jingjun Chen, James T.S. Do, and Xiaoguang Liu

University of California Davis, Davis, CA, 95616, USA
https://dart.ece.ucdavis.edu

Abstract—This paper presents a 212-GHz fundamental VCO with a \(\Pi\)-embedding network with high dc-to-RF efficiency. Particle swarm optimization method is utilized to find the optimal values of elements of the lossy embedding network. Fabricated in 65-nm bulk CMOS, the VCO achieves 0.6-mW peak output power per transistor at 1-V power supply and the peak dc-to-RF efficiency of 5.3%. The measured phase noise is -92.5 dBc/Hz and -113.9 dBc/Hz at 1 MHz and 10 MHz offset, respectively. Bulk voltage is used as the tuning mechanism. The measured tuning range is 212.2 GHz to 208.8 GHz when the bulk voltage is changed from 0 V to 0.8 V.

Index Terms—fundamental oscillator, VCO, mm-wave, terahertz, CMOS.

I. INTRODUCTION

The design of CMOS millimeter-wave (mmW) and terahertz (THz) signal sources with adequate output power and acceptable efficiency remains a challenge due to the limited maximum frequency of oscillation, \(f_{\text{max}}\), of solid-state devices. Harmonic oscillators are specially designed when the operating frequency is close to or beyond \(f_{\text{max}}\) [1], [2]. In particular, fundamental oscillators are often preferred in that they can generate high power signals and there is no need of eliminating the harmonic output signals [3]–[6].

Oscillators with differential outputs are required for harmonic extraction [1], [7] and for differential circuits and systems [8]–[10]. A lossless embedding network is often assumed in designing high frequency (such as radio frequency, microwave frequency and mmW frequency) oscillators. However, in reality, the finite quality factor (Q) of passive elements of an embedding network has a significant effect on the oscillator performance. It results in shifting oscillation frequency, decreasing output power and increasing phase noise.

In this paper, we present a differential VCO using particle swarm optimization (PSO) based method which is able to quickly find the optimum values of elements of a lossy embedding. The proposed approach considers the nonlinearity of the transistor and the finite Q of the passive elements. It provides an accurate and optimal oscillator design in terms of the output power and dc-to-RF efficiency.

II. DESIGN OF THE 212-GHZ FUNDAMENTAL VCO

A. Particle Swarm Optimization

In [3], a general methodology for designing high-efficiency mmW oscillators working close to \(f_{\text{max}}\) was presented. The approach is based on accurate nonlinear characterization of the active device and an analytical synthesis procedure for the design of the embedding networks with lossy on-chip passive components. Now due to the extra power loss in the passive components, the theoretical approach deviates from the actual optimal oscillation condition and design iterations and numerical optimizations were needed to finalize the design. In this work, we follow generally the same design procedure and elaborate on the PSO method.

We further investigate the effectiveness of this algorithm over a wider range of frequency and Q as a general solution for millimeter-wave oscillators. Fig. 3 plots the number of iterations of the algorithm over frequency and quality factors. The quality factor of inductors and capacitors are assumed to be the same in the simulation. Due to the random nature of the algorithm, the algorithm reaches convergence within a small variation of iterations for each run. The robustness of this method is confirmed by maximum number of iteration being always below 30. In case of a brute force search, it would easily cost over 1000 simulations to reach moderate accuracy. Since only one
circuit simulation is performed during each iteration per particle, the PSO based method is 15 times more efficient.

**B. Implementation of the 212-GHz differential VCO**

The differential output VCO consists of two identical fundamental VCOs locked 180° out-of-phase, which is realized by coupling two oscillator structures through the drain capacitor $C_D$ at the fundamental mode, as shown in Fig. 1. Based on the large-signal Y-parameters of the transistor and the optimal complex voltage gain $A*$ which is obtained from PSO method, the calculated values of elements in Fig. 1 are $R_L = 50 \Omega$, $C_1 = C_3 = 10.5 \, \text{fF}$, $C_2 = C_4 = 11.4 \, \text{fF}$, $C_C = 9.4 \, \text{fF}$, and $L_1 = L_2 = 32.8 \, \text{pH}$. The parasitic capacitance of the RF pads are used as $C_1$ and $C_2$. $L_1$ and $L_2$ are implemented using transmission lines. All of these values of passive elements are EM simulated results.

This 212-GHz fundamental differential VCO is implemented in a 65-nm bulk CMOS technology with nine metal layers. 16-μm NMOS transistors are utilized. A deep n-well is used to isolate the MOS transistor’s bulk. When bulk voltage is changed, the parasitic parameters of the transistor vary. Thus, frequency tuning can be realized by changing bulk voltage. The capacitors are constructed using top level metal (M6 and M7) parallel plates, which have high qualify factor. The transmission lines without underneath shield ground are used as inductors. In order to reduce the dc bias impact, the quarter-wavelength transmission lines are used to obtain high impedance (looking into bias pads) at drain. A micrograph of the fabricated VCO die is shown in Fig. 4. The differential VCO occupies 0.37 mm $\times$ 0.28 mm including the pads.

### III. EXPERIMENTAL RESULTS

The measurement setups are the same as that used in [3]. To measure the differential VCO, both the signal analyzer and the power meter are connected to provide 50-Ω terminations to both ports. The output spectrum and output power are measured simultaneously.

The measured output spectrum of the differential VCO with bulk voltage $V_T = 0 \, \text{V}$ is shown in Fig. 4. The oscillation frequency is 212.2 GHz. The measured output power, dc-to-RF efficiency, tuning range, and phase noise of the differential VCO are shown in Fig. 5(a–d).

This differential VCO draws total 22.74 mA dc current (for a single transistor, the dc current is 11.37 mA) from a 1.0 V supply. The single ended calibrated output power...
TABLE I
Comparison with the State-of-the-Art CMOS Fundamental VCOs

<table>
<thead>
<tr>
<th>Reference</th>
<th>Frequency (GHz)</th>
<th>RF Power (dBm)</th>
<th>Phase Noise (dBc/Hz)</th>
<th>dc Power (mW)</th>
<th>dc-to-RF Efficiency (%)</th>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>[11]</td>
<td>210</td>
<td>-13.5</td>
<td>-81.0 @1 MHz</td>
<td>42</td>
<td>1.5</td>
<td>32-nm CMOS SOI</td>
</tr>
<tr>
<td>[12]</td>
<td>240</td>
<td>-7</td>
<td>-93.0 @10 MHz</td>
<td>13</td>
<td>1.5</td>
<td>32-nm CMOS</td>
</tr>
<tr>
<td>[13]</td>
<td>219</td>
<td>-3</td>
<td>-77.4 @1 MHz</td>
<td>24</td>
<td>2.08</td>
<td>65-nm CMOS</td>
</tr>
<tr>
<td>[4]</td>
<td>213</td>
<td>-2.5</td>
<td>87.0 @1 MHz</td>
<td>14.35</td>
<td>3.9</td>
<td>65-nm CMOS</td>
</tr>
<tr>
<td>This work</td>
<td>212</td>
<td>-2.21</td>
<td>-92.5 @1 MHz</td>
<td>11.37</td>
<td>5.3</td>
<td>65-nm CMOS</td>
</tr>
</tbody>
</table>

In this work, we present a 212-GHz differential VCO implemented in a 65-nm CMOS technology. The PSO optimization approach is used to obtain the complex voltage gain $V_{DD}$. Bulk voltage is used as the tuning mechanism. The tuning range is 212.2 GHz to 208.8 GHz when the bulk voltage is changed from 0 V to 0.8 V. The measured tuning range is 212.2 GHz to 208.8 GHz when the bulk voltage is changed from 0 V to 0.8 V. The measured phase noise is -92.5 dB/Hz and -113.9 dB/Hz at 1 MHz and 10 MHz offset, respectively.

IV. CONCLUSION

In this work, we present a 212-GHz differential VCO implemented in a 65-nm CMOS technology. The PSO optimization approach is used to obtain the complex voltage gain $A$. Bulk voltage is used as the tuning mechanism. The tuning range is 212.2 GHz to 208.8 GHz when the bulk voltage is changed from 0 V to 0.8 V. This VCO achieves 5.3% dc-to-RF efficiency with 0.6-mW output power per transistor and phase noise of -92.5 dB/Hz and -113.9 dB/Hz at 1 MHz and 10 MHz offset, respectively.

REFERENCES